Sciweavers

    FPGA
    1999
    ACM
    122views FPGA» more  FPGA 1999»
    Exploiting FPGA-Features During the Emulation of a Fast Reactive Embedded System
    13 years 8 months ago
    Exploiting FPGA-Features During the Emulation of a Fast Reactive Embedded System
    Download  www.cecs.uci.edu
    This paper presents the emulation of an embedded system with hard real time constraints and response times of about 220µs. We show that for such fast reactive systems, the softwa...
    Karlheinz Weiß, Thorsten Steckstor, Gernot K...
    claim paper
    Read More »
    FPGA
    1999
    ACM
    104views FPGA» more  FPGA 1999»
    Universal Switch Blocks for Three-Dimensional FPGA Design
    13 years 8 months ago
    Universal Switch Blocks for Three-Dimensional FPGA Design
    Download  cc.ee.ntu.edu.tw
    Guang-Ming Wu, Michael Shyu, Yao-Wen Chang
    claim paper
    Read More »
    FPGA
    1999
    ACM
    133views FPGA» more  FPGA 1999»
    A FPGA-Based Hardware Implementation of Generalized Profile Search Using Online Arithmetic
    13 years 8 months ago
    A FPGA-Based Hardware Implementation of Generalized Profile Search Using Online Arithmetic
    Download  www.cs.york.ac.uk
    Emeka Mosanya, Eduardo Sanchez
    claim paper
    Read More »
    FPGA
    1999
    ACM
    139views FPGA» more  FPGA 1999»
    Trading Quality for Compile Time: Ultra-Fast Placement for FPGAs
    13 years 8 months ago
    Trading Quality for Compile Time: Ultra-Fast Placement for FPGAs
    Download  www.eecg.toronto.edu
    The demand for high-speed FPGA compilation tools has occurred for three reasons: first, as FPGA device capacity has grown, the computation time devoted to placement and routing h...
    Yaska Sankar, Jonathan Rose
    claim paper
    Read More »
    FPGA
    1999
    ACM
    115views FPGA» more  FPGA 1999»
    Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density
    13 years 8 months ago
    Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density
    Download  www.eecg.toronto.edu
    In this paper, we investigate the speed and area-efficiency of FPGAs employing “logic clusters” containing multiple LUTs and registers as their logic block. We introduce a ne...
    Alexander Marquardt, Vaughn Betz, Jonathan Rose
    claim paper
    Read More »
    FPGA
    1999
    ACM
    163views FPGA» more  FPGA 1999»
    Memory Interfacing and Instruction Specification for Reconfigurable Processors
    13 years 8 months ago
    Memory Interfacing and Instruction Specification for Reconfigurable Processors
    Download  www.eecg.toronto.edu
    Jeffrey A. Jacob, Paul Chow
    claim paper
    Read More »
    FPGA
    1999
    ACM
    137views FPGA» more  FPGA 1999»
    A New High Density and Very Low Cost Reprogrammable FPGA Architecture
    13 years 8 months ago
    A New High Density and Very Low Cost Reprogrammable FPGA Architecture
    Download  klabs.org
    Sinan Kaptanoglu, Greg Bakker, Arun Kundu, Ivan Co...
    claim paper
    Read More »
    FPGA
    1999
    ACM
    130views FPGA» more  FPGA 1999»
    Hybrid Product Term and LUT Based Architectures Using Embedded Memory Blocks
    13 years 8 months ago
    Hybrid Product Term and LUT Based Architectures Using Embedded Memory Blocks
    Download  www.cs.york.ac.uk
    The Embedded System Block (ESB) of the APEX20K programmable logic device family from Altera Corporation includes the capability of implementing product term macrocells in addition...
    Frank Heile, Andrew Leaver
    claim paper
    Read More »
    FPGA
    1999
    ACM
    174views FPGA» more  FPGA 1999»
    Reduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs
    13 years 8 months ago
    Reduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs
    Download  www.cecs.uci.edu
    Pipelining of data path structures increases the throughput rate at the expense of enlarged resource usage and latency unless architectures optimized towards specific applications...
    Peter Kollig, Bashir M. Al-Hashimi
    claim paper
    Read More »
    FPGA
    1999
    ACM
    144views FPGA» more  FPGA 1999»
    Configuration Caching Vs Data Caching for Striped FPGAs
    13 years 8 months ago
    Configuration Caching Vs Data Caching for Striped FPGAs
    Download  www.cecs.uci.edu
    Deepali Deshpande, Arun K. Somani, Akhilesh Tyagi
    claim paper
    Read More »
    12next ›last »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.