Sciweavers

FPGA
2003
ACM
82views FPGA» more  FPGA 2003»
13 years 9 months ago
Post-placement C-slow retiming for the xilinx virtex FPGA
Nicholas Weaver, Yury Markovsky, Yatish Patel, Joh...
FPGA
2003
ACM
116views FPGA» more  FPGA 2003»
13 years 9 months ago
Hardware-assisted simulated annealing with application for fast FPGA placement
To truly exploit FPGAs for rapid turn-around development and prototyping, placement times must be reduced to seconds; latebound, reconfigurable computing applications may demand p...
Michael G. Wrighton, André DeHon
FPGA
2003
ACM
138views FPGA» more  FPGA 2003»
13 years 9 months ago
Automatic transistor and physical design of FPGA tiles from an architectural specification
One of the most difficult and time-consuming steps in the creation of an FPGA is its transistor-level design and physical layout. Modern commercial FPGAs typically consume anywher...
Ketan Padalia, Ryan Fung, Mark Bourgeault, Aaron E...
FPGA
2003
ACM
117views FPGA» more  FPGA 2003»
13 years 9 months ago
PipeRoute: a pipelining-aware router for FPGAs
We present a pipelining-aware router for FPGAs. The problem of routing pipelined signals is different from the conventional FPGA routing problem. For example, the two terminal N-D...
Akshay Sharma, Carl Ebeling, Scott Hauck
FPGA
2003
ACM
137views FPGA» more  FPGA 2003»
13 years 9 months ago
Design of FPGA interconnect for multilevel metalization
How does multilevel metalization impact the design of FPGA interconnect? The availability of a growing number of metal layers presents the opportunity to use wiring in the thirddi...
Raphael Rubin, André DeHon
FPGA
2003
ACM
117views FPGA» more  FPGA 2003»
13 years 9 months ago
Reducing pin and area overhead in fault-tolerant FPGA-based designs
This paper proposes a new high-level technique for designing fault tolerant systems in SRAM-based FPGAs, without modifications in the FPGA architecture. Traditionally, TMR has bee...
Fernanda Lima, Luigi Carro, Ricardo Augusto da Luz...
FPGA
2003
ACM
120views FPGA» more  FPGA 2003»
13 years 9 months ago
Architecture evaluation for power-efficient FPGAs
This paper presents a flexible FPGA architecture evaluation framework, named fpgaEVA-LP, for power efficiency analysis of LUT-based FPGA architectures. Our work has several contri...
Fei Li, Deming Chen, Lei He, Jason Cong
FPGA
2003
ACM
77views FPGA» more  FPGA 2003»
13 years 9 months ago
Stochastic, spatial routing for hypergraphs, trees, and meshes
Randy Huang, John Wawrzynek, André DeHon
FPGA
2003
ACM
123views FPGA» more  FPGA 2003»
13 years 9 months ago
Wire type assignment for FPGA routing
The routing channels of an FPGA consist of wire segments of various types providing the tradeoff between performance and routability. In the routing architectures of recently dev...
Seokjin Lee, Hua Xiang, D. F. Wong, Richard Y. Sun