Sciweavers

FPGA
2008
ACM
168views FPGA» more  FPGA 2008»
13 years 5 months ago
Architectural improvements for field programmable counter arrays: enabling efficient synthesis of fast compressor trees on FPGAs
The Field Programmable Counter Array (FPCA) was introduced to improve FPGA performance for arithmetic circuits. An FPCA is a reconfigurable IP core that can be integrated into an ...
Alessandro Cevrero, Panagiotis Athanasopoulos, Had...
FPGA
2008
ACM
133views FPGA» more  FPGA 2008»
13 years 5 months ago
Vector processing as a soft-core CPU accelerator
The currently accepted method of accelerating applications in FPGA soft processor systems is to design a custom hardware accelerator. This paper suggests the alternative approach ...
Jason Yu, Guy Lemieux, Christopher Eagleston
FPGA
2008
ACM
184views FPGA» more  FPGA 2008»
13 years 5 months ago
Mapping for better than worst-case delays in LUT-based FPGA designs
Current advances in chip design and manufacturing have allowed IC manufacturing to approach the nanometer range. As the feature size scales down, greater variability is experience...
Kirill Minkovich, Jason Cong
FPGA
2008
ACM
163views FPGA» more  FPGA 2008»
13 years 5 months ago
High-quality, deterministic parallel placement for FPGAs on commodity hardware
In this paper, we describe the application of two parallelization strategies to the Quartus II FPGA placer. The first
Adrian Ludwin, Vaughn Betz, Ketan Padalia
FPGA
2008
ACM
191views FPGA» more  FPGA 2008»
13 years 5 months ago
A hardware framework for the fast generation of multiple long-period random number streams
Stochastic simulations and other scientific applications that depend on random numbers are increasingly implemented in a parallelized manner in programmable logic. High-quality ps...
Ishaan L. Dalal, Deian Stefan
FPGA
2008
ACM
163views FPGA» more  FPGA 2008»
13 years 5 months ago
TORCH: a design tool for routing channel segmentation in FPGAs
A design tool for routing channel segmentation in islandstyle FPGAs is presented. Given the FPGA architecture parameters and a set of benchmark designs, the tool optimizes routing...
Mingjie Lin, Abbas El Gamal
FPGA
2008
ACM
174views FPGA» more  FPGA 2008»
13 years 5 months ago
Pattern-based behavior synthesis for FPGA resource reduction
Pattern-based synthesis has drawn wide interest from researchers who tried to utilize the regularity in applications for design optimizations. In this paper we present a general p...
Jason Cong, Wei Jiang
FPGA
2008
ACM
174views FPGA» more  FPGA 2008»
13 years 5 months ago
When FPGAs are better at floating-point than microprocessors
It has been shown that FPGAs could outperform high-end microprocessors on floating-point computations thanks to massive parallelism. However, most previous studies re-implement in...
Florent de Dinechin, Jérémie Detrey,...
FPGA
2008
ACM
170views FPGA» more  FPGA 2008»
13 years 5 months ago
Architecture-specific packing for virtex-5 FPGAs
We consider packing in the commercial FPGA context and examine the speed, performance and power trade-offs associated with packing in a state-of-the art FPGA
Taneem Ahmed, Paul D. Kundarewich, Jason Helge And...