Sciweavers

FPGA
1999
ACM

174views FPGA» more FPGA 1999»

Reduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs

13 years 8 months ago

Pipelining of data path structures increases the throughput rate at the expense of enlarged resource usage and latency unless architectures optimized towards specific applications...

Peter Kollig, Bashir M. Al-Hashimi

claim paper

Read More »

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers