Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
FPL
1999
Springer
115views Hardware» more  FPL 1999»
10 years 5 months ago
A Runtime Reconfigurable Implementation of the GSAT Algorithm
Wong Hiu Yung, Wing Seung Yuen, Kin-Hong Lee, Phil...
FPL
1999
Springer
88views Hardware» more  FPL 1999»
10 years 5 months ago
Accelerating Boolean Implications with FPGAs
Kolja Sulimma, Dominik Stoffel, Wolfgang Kunz
FPL
1999
Springer
84views Hardware» more  FPL 1999»
10 years 5 months ago
Rendering Postscript Fonts on FPGAs
Donald MacVicar, John W. Patterson, Satnam Singh
FPL
1999
Springer
74views Hardware» more  FPL 1999»
10 years 5 months ago
On Tool Integration in High-Performance FPGA Design Flows
Abstract. High-performance design flows for FPGAs often rely on module generators to counter coarse logic-block granularity and limited routing resources, However, the very flexi...
Andreas Koch
FPL
1999
Springer
95views Hardware» more  FPL 1999»
10 years 5 months ago
FPGA Viruses
Programmable logic is widely used, for applications ranging from eld-upgradable subsystems to advanced uses such as recon gurable computing platforms which are modi able at run-tim...
Ilija Hadzic, Sanjay Udani, Jonathan M. Smith
FPL
1999
Springer
80views Hardware» more  FPL 1999»
10 years 5 months ago
An Internet Based Development Framework for Reconfigurable Computing
The paper presents a development framework for the Xputer prototype Map-oriented Machine with Parallel Data Access (MoM-PDA). The MoM-PDA operates as a reconfigurable accelerator t...
Reiner W. Hartenstein, Michael Herz, Ulrich Nageld...
FPL
1999
Springer
147views Hardware» more  FPL 1999»
10 years 5 months ago
Synthia: Synthesis of Interacting Automata Targeting LUT-based FPGAs
This paper details the development, implementation, and results of Synthia, a system for the synthesis of Finite State Machines (FSMs) to field-programmable logic. Our approach us...
George A. Constantinides, Peter Y. K. Cheung, Wayn...
FPL
1999
Springer
103views Hardware» more  FPL 1999»
10 years 5 months ago
IP Validation for FPGAs Using Hardware Object Technology
Although verification and simulation tools are always improving, the results they provide remain hard to analyze and interpret. On one hand, verification sticks to the functional ...
Steve Casselman, John Schewel, Christophe Beaumont
books