Sciweavers

GLVLSI
1999
IEEE
105views VLSI» more  GLVLSI 1999»
13 years 8 months ago
An Integrated Approach for Synthesizing LUT Networks
This paper presents a method for synthesizing lookup table (LUT) networks. The strategy employed by our method is very different from the strategies of previous methods; many deco...
Shigeru Yamashita, Hiroshi Sawada, Akira Nagoya
GLVLSI
1999
IEEE
81views VLSI» more  GLVLSI 1999»
13 years 8 months ago
Parallel Saturating Fractional Arithmetic Units
This paper describes the designs of a saturating adder, multiplier, single MAC unit, and dual MAC unit with one cycle latencies. The dual MAC unit can perform two saturating MAC o...
Navindra Yadav, Michael J. Schulte, John Glossner
GLVLSI
1999
IEEE
85views VLSI» more  GLVLSI 1999»
13 years 8 months ago
Reducing BDD Size by Exploiting Structural Connectivity
Ronnie L. Wright, Michael A. Shanblatt
GLVLSI
1999
IEEE
152views VLSI» more  GLVLSI 1999»
13 years 8 months ago
A Low Power Charge-Recycling CMOS Clock Buffer
Xiaohui Wang, Wolfgang Porod
GLVLSI
1999
IEEE
70views VLSI» more  GLVLSI 1999»
13 years 8 months ago
Current Sensor on the Base of Permanent Pre-chargeable Amplifier
Victor Varshavsky, Masayuki Tsukisaka
GLVLSI
1999
IEEE
97views VLSI» more  GLVLSI 1999»
13 years 8 months ago
Design and Analysis of a Novel Quantum-MOS Sense Amplifier Circuit
Tetsuya Uemura, Pinaki Mazumder
GLVLSI
1999
IEEE
95views VLSI» more  GLVLSI 1999»
13 years 8 months ago
Numerical Tools for Fracture of MEMS Devices
N. Tayebi, A. K. Tayebi, Y. Belkacemi