Sciweavers

GLVLSI
2003
IEEE
135views VLSI» more  GLVLSI 2003»
13 years 9 months ago
Constructing exact octagonal steiner minimal trees
Octagonal Steiner Minimal Trees (OSMTs) are used in the global routing phase of pervasive octagonal VLSI layout. The OSMT problem seeks a minimal length spanning structure using e...
Chris Coulston
GLVLSI
2003
IEEE
310views VLSI» more  GLVLSI 2003»
13 years 9 months ago
54x54-bit radix-4 multiplier based on modified booth algorithm
In this paper, we describe a low power and high speed multiplier suitable for standard cell-based ASIC design methodologies. For the purpose, an optimized booth encoder, compact 2...
Ki-seon Cho, Jong-on Park, Jin-seok Hong, Goang-se...
GLVLSI
2003
IEEE
140views VLSI» more  GLVLSI 2003»
13 years 9 months ago
Exploiting multiple functionality for nano-scale reconfigurable systems
It is likely that it will become increasingly difficult to manufacture the complex, heterogeneous logic structures that characterise current reconfigurable logic systems. As a res...
Paul Beckett
GLVLSI
2003
IEEE
194views VLSI» more  GLVLSI 2003»
13 years 9 months ago
Orthogonal code generator for 3G wireless transceivers
Boris D. Andreev, Edward L. Titlebaum, Eby G. Frie...
GLVLSI
2003
IEEE
153views VLSI» more  GLVLSI 2003»
13 years 9 months ago
FORCE: a fast and easy-to-implement variable-ordering heuristic
The MINCE heuristic for variable-ordering [1] successfully reduces the size of BDDs and can accelerate SAT-solving. Applications to reachability analysis have also been successful...
Fadi A. Aloul, Igor L. Markov, Karem A. Sakallah
GLVLSI
2003
IEEE
177views VLSI» more  GLVLSI 2003»
13 years 9 months ago
Congestion reduction in traditional and new routing architectures
In dense integrated circuit designs, management of routing congestion is essential; an over congested design may be unroutable. Many factors influence congestion: placement, rout...
Ameya R. Agnihotri, Patrick H. Madden
GLVLSI
2003
IEEE
132views VLSI» more  GLVLSI 2003»
13 years 9 months ago
Power-aware pipelined multiplier design based on 2-dimensional pipeline gating
Power-awareness indicates the scalability of the system energy with changing conditions and quality requirements. Multipliers are essential elements used in DSP applications and c...
Jia Di, Jiann S. Yuan
GLVLSI
2003
IEEE
141views VLSI» more  GLVLSI 2003»
13 years 9 months ago
Wirelength reduction by using diagonal wire
Charles Chiang, Qing Su, Ching-Shoei Chiang
GLVLSI
2003
IEEE
167views VLSI» more  GLVLSI 2003»
13 years 9 months ago
New approach to CMOS current reference with very low temperature coefficient
A novel CMOS current reference circuit with very low temperature coefficient is realized, by compensating the temperature performance of the resistor. This circuit gives out a cur...
Jiwei Chen, Bingxue Shi