Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
ICECCS
2010
IEEE
105views Hardware» more  ICECCS 2010»
11 years 5 months ago
On Immunological Memory as a Function of a Recursive Proliferation Process
—We present a model that explains immunological memory as a consequence of the recursive proliferation of reactive and suppressive cells, where the relative proportion of these c...
Thomas Stibor, Anastasio Salazar-Bañuelos
ICECCS
2010
IEEE
182views Hardware» more  ICECCS 2010»
11 years 6 months ago
Engineering Quality Requirements Using Quality Models
—In this paper ongoing research for a PhD-thesis is presented. The objective of this thesis is to develop an approach for engineering quality requirements. Quality requirements a...
Klaus Lochmann
ICECCS
2010
IEEE
162views Hardware» more  ICECCS 2010»
11 years 6 months ago
A Tile-Based Approach for Self-Assembling Service Compositions
—This paper presents a novel approach to the design of self-adaptive service-oriented applications based on a new model called service tiles. The approach allows designers to dev...
Luca Cavallaro, Elisabetta Di Nitto, Carlo A. Furi...
ICECCS
2010
IEEE
144views Hardware» more  ICECCS 2010»
11 years 6 months ago
McC++/Java: Enabling Multi-core Based Monitoring and Fault Tolerance in C++/Java
Lu Yang, Liqian Yu, Jianwen Tang, Linzhang Wang, J...
ICECCS
2010
IEEE
158views Hardware» more  ICECCS 2010»
11 years 6 months ago
A Network Analysis of Stakeholders in Tool Visioning Process for Story Test Driven Development
Participation from all stakeholders is important in a successful software development project, especially if the development project is complex and has many stakeholders. Identify...
Shelly Park, Frank Maurer
ICECCS
2010
IEEE
219views Hardware» more  ICECCS 2010»
11 years 6 months ago
Comparison of Six Ways to Extend the Scope of Cheddar to AADL v2 with Osate
Abstract—Cheddar is a framework dedicated to the specification of real-time schedulers, and to their analysis by simulation. It is developed in Ada. Some parts of its modular ar...
Mickaël Kerboeuf, Alain Plantec, Frank Singho...
ICECCS
2010
IEEE
147views Hardware» more  ICECCS 2010»
11 years 6 months ago
Performance Antipatterns as Logical Predicates
Vittorio Cortellessa, Antinisca Di Marco, Catia Tr...
ICECCS
2010
IEEE
196views Hardware» more  ICECCS 2010»
11 years 6 months ago
Implementing and Evaluating a Model Checker for Transactional Memory Systems
Abstract—Transactional Memory (TM) is a promising technique that addresses the difficulty of parallel programming. Since TM takes responsibility for all concurrency control, TM ...
Woongki Baek, Nathan Grasso Bronson, Christos Kozy...
ICECCS
2010
IEEE
132views Hardware» more  ICECCS 2010»
11 years 6 months ago
Reflections on the Simulation of Complex Systems for Science
Fiona A. C. Polack, Paul S. Andrews, Teodor Ghetiu...
books