Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
ICS
2001
Tsinghua U.
12 years 4 months ago
Analytical cache models with applications to cache partitioning
An accurate, tractable, analytic cache model for time-shared systems is presented, which estimates the overall cache missrate of a multiprocessing system with any cache size and t...
G. Edward Suh, Srinivas Devadas, Larry Rudolph
ICS
2001
Tsinghua U.
12 years 4 months ago
Cache performance for multimedia applications
The caching behavior of multimedia applications has been described as having high instruction reference locality within small loops, very large working sets, and poor data cache p...
Nathan T. Slingerland, Alan Jay Smith
ICS
2001
Tsinghua U.
12 years 4 months ago
Improving Java performance using hardware translation
ËØ Ø Ó Ø ÖØ Â Ú Î ÖØÙ Ð Å Ò × Û Ø ÂÙ×عÁÒ¹Ì Ñ ´ÂÁ̵ ÓÑÔ Ð Ö× Ñ Ù× Ó Ú Ò ÓÑÔ Ð Ö Ø Ò Õ٠׸ ÖÙÒ¹Ø Ñ ÔÖÓ¬Ð Ò Ò ...
Ramesh Radhakrishnan, Ravi Bhargava, Lizy Kurian J...
ICS
2001
Tsinghua U.
12 years 4 months ago
Integrating superscalar processor components to implement register caching
A large logical register file is important to allow effective compiler transformations or to provide a windowed space of registers to allow fast function calls. Unfortunately, a l...
Matt Postiff, David Greene, Steven E. Raasch, Trev...
ICS
2001
Tsinghua U.
12 years 4 months ago
Computational challenges in large-scale air pollution modelling
Tzvetan Ostromsky, Wojciech Owczarz, Zahari Zlatev
ICS
2001
Tsinghua U.
12 years 4 months ago
Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor
Recent proposals for Chip Multiprocessors (CMPs) advocate speculative, or implicit, threading in which the hardware employs prediction to peel off instruction sequences (i.e., imp...
Chong-liang Ooi, Seon Wook Kim, Il Park, Rudolf Ei...
ICS
2001
Tsinghua U.
12 years 4 months ago
Fractal symbolic analysis
Nikolay Mateev, Vijay Menon, Keshav Pingali
ICS
2001
Tsinghua U.
12 years 4 months ago
Slice-processors: an implementation of operation-based prediction
We describe the Slice Processor micro-architecture that implements a generalized operation-based prefetching mechanism. Operation-based prefetchers predict the series of operation...
Andreas Moshovos, Dionisios N. Pnevmatikatos, Amir...
ICS
2001
Tsinghua U.
12 years 4 months ago
Computer aided hand tuning (CAHT): "applying case-based reasoning to performance tuning"
For most parallel and high performance systems, tuning guides provide the users with advices to optimize the execution time of their programs. Execution time may be very sensitive...
Antoine Monsifrot, François Bodin
books