Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
IESS
2007
Springer
156views Hardware» more  IESS 2007»
11 years 11 months ago
Automatic Data Path Generation from C code for Custom Processors
The stringent performance constraints and short time to market of modern digital systems require automatic methods for design of high performance applicationspecific architectures...
Jelena Trajkovic, Daniel Gajski
IESS
2007
Springer
124views Hardware» more  IESS 2007»
11 years 11 months ago
Integrated Coupling and Clock Frequency Assignment of Accelerators During Hardware/Software Partitioning
: Hardware/software partitioning moves software kernels from a microprocessor to custom hardware accelerators. We consider advanced implementation options for accelerators, greatly...
Scott Sirowy, Frank Vahid
IESS
2007
Springer
128views Hardware» more  IESS 2007»
11 years 11 months ago
An Interactive Design Environment for C-based High-Level Synthesis
: Much effort in RTL design has been devoted to developing “push-button” types of tools. However, given the highly complex nature, and lack of control on RTL design, push-butt...
Dongwan Shin, Andreas Gerstlauer, Rainer Döme...
IESS
2007
Springer
143views Hardware» more  IESS 2007»
11 years 11 months ago
Embedded Software Development in a System-Level Design Flow
Abstract System level design is considered a major approach to tackle the complexity of modern System-on-Chip designs. Embedded software within SoCs is gaining importance as it add...
Gunar Schirner, Gautam Sachdeva, Andreas Gerstlaue...
IESS
2007
Springer
120views Hardware» more  IESS 2007»
11 years 11 months ago
Error Containment in the Time-Triggered System-On-a-Chip Architecture
Abstract: The time-triggered System-on-a-Chip (SoC) architecture provides a generic multicore system platform for a family of composable and dependable giga-scale SoCs. It supports...
Roman Obermaisser, Hermann Kopetz, Christian El Sa...
IESS
2007
Springer
116views Hardware» more  IESS 2007»
11 years 11 months ago
Utilizing Reconfigurable Hardware to Optimize Workflows in Networked Nodes
This work investigates the use of reconfigurable devices as computing platform for self-organizing embedded systems. Those usually consist of a set of distributed, autonomous node...
Dominik Murr, Felix Mühlbauer, Falko Dressler...
IESS
2007
Springer
138views Hardware» more  IESS 2007»
11 years 11 months ago
Medical Embedded Systems
Roozbeh Jafari, Soheil Ghiasi, Majid Sarrafzadeh
IESS
2007
Springer
165views Hardware» more  IESS 2007»
11 years 11 months ago
Data Reuse Driven Memory and Network-On-Chip Co-Synthesis
NoCs present a possible communication infrastructure solution to deal with increased design complexity and shrinking time-to-market. The communication infrastructure is a signific...
Ilya Issenin, Nikil Dutt
IESS
2007
Springer
162views Hardware» more  IESS 2007»
11 years 11 months ago
Automatic Parallelization of Sequential Specifications for Symmetric MPSoCs
Abstract This paper presents an embedded system design toolchain for automatic generation of parallel code runnable on symmetric multiprocessor systems from an initial sequential s...
Fabrizio Ferrandi, Luca Fossati, Marco Lattuada, G...
IESS
2007
Springer
158views Hardware» more  IESS 2007»
11 years 11 months ago
Dynamic Software Update of Resource-Constrained Distributed Embedded Systems
Changing demands, software evolution, and bug fixes require the possibility to update applications as well as system software of embedded devices. Systems that perform updates of ...
Meik Felser, Rüdiger Kapitza, Jürgen Kle...
books