ISCAS
2007
IEEE
13 years 10 months ago
2007
IEEE
— We present a novel MBU-tolerant design, which utilizes layout-based interleaving and multiple-node disruption tolerant memory latches. This approach protects against grazing in...