Sciweavers

ISCA
1997
IEEE
104views Hardware» more  ISCA 1997»
13 years 8 months ago
Efficient Synchronization: Let Them Eat QOLB
Alain Kägi, Doug Burger, James R. Goodman
ISCA
1997
IEEE
98views Hardware» more  ISCA 1997»
13 years 8 months ago
Prefetching Using Markov Predictors
Prefetching is one approach to reducing the latency of memory operations in modern computer systems. In this paper, we describe the Markov prefetcher. This prefetcher acts as an i...
Doug Joseph, Dirk Grunwald
ISCA
1997
IEEE
120views Hardware» more  ISCA 1997»
13 years 8 months ago
Run-Time Adaptive Cache Hierarchy Management via Reference Analysis
Improvements in main memory speeds have not kept pace with increasing processor clock frequency and improved exploitation of instruction-level parallelism. Consequently, the gap b...
Teresa L. Johnson, Wen-mei W. Hwu
ISCA
1997
IEEE
135views Hardware» more  ISCA 1997»
13 years 8 months ago
The Design and Analysis of a Cache Architecture for Texture Mapping
The effectiveness of texture mapping in enhancing the realism of computer generated imagery has made support for real-time texture mapping a critical part of graphics pipelines. D...
Ziyad S. Hakura, Anoop Gupta
ISCA
1997
IEEE
98views Hardware» more  ISCA 1997»
13 years 8 months ago
Memory-System Design Considerations for Dynamically-Scheduled Processors
Keith I. Farkas, Paul Chow, Norman P. Jouppi, Zvon...
ISCA
1997
IEEE
137views Hardware» more  ISCA 1997»
13 years 8 months ago
A Language for Describing Predictors and Its Application to Automatic Synthesis
As processor architectures have increased their reliance on speculative execution to improve performance, the importance of accurate prediction of what to execute speculatively ha...
Joel S. Emer, Nicholas C. Gloy
ISCA
1997
IEEE
137views Hardware» more  ISCA 1997»
13 years 8 months ago
VM-Based Shared Memory on Low-Latency, Remote-Memory-Access Networks
Recent technological advances have produced network interfaces that provide users with very low-latency access to the memory of remote machines. We examine the impact of such netw...
Leonidas I. Kontothanassis, Galen C. Hunt, Robert ...
ISCA
1997
IEEE
96views Hardware» more  ISCA 1997»
13 years 8 months ago
DataScalar Architectures
DataScalar architectures improve memory system performance by running computation redundantly across multiple processors, which are each tightly coupled with an associated memory....
Doug Burger, Stefanos Kaxiras, James R. Goodman