Sciweavers

Share
ISSS
1998
IEEE
129views Hardware» more  ISSS 1998»
10 years 3 months ago
Application-Specific Heterogeneous Multiprocessor Synthesis Using Differential-Evolution
This paper presents an application-specific, heterogeneous multiprocessor synthesis system, named HeMPS, that combines a form of Evolutionary Computation known as Differential Evo...
Allan Rae, Sri Parameswaran
ISSS
1998
IEEE
87views Hardware» more  ISSS 1998»
10 years 3 months ago
Instruction Encoding Techniques for Area Minimization of Instruction ROM
In this paper, we propose instruction encoding techniques for embedded system design, which encode immediate fields of instructions to reduce the size of an instruction memory. Al...
Takanori Okuma, Hiroyuki Tomiyama, Akihiko Inoue, ...
ISSS
1998
IEEE
117views Hardware» more  ISSS 1998»
10 years 3 months ago
HDL-Based Modeling of Embedded Processor Behavior for Retargetable Compilation
The concept of retargetability enables compiler technology to keep pace with the increasing variety of domain-speci c embedded processors. In order to achieve user retargetability,...
Rainer Leupers
ISSS
1998
IEEE
152views Hardware» more  ISSS 1998»
10 years 3 months ago
Code Generation for Compiled Bit-True Simulation of DSP Applications
Bit-true simulation veri es the nite word length choices in the VLSI implementation of a DSP application. Present-day bit-true simulation tools are time consuming. We elaborate a ...
Luc De Coster, Marleen Adé, Rudy Lauwereins...
ISSS
1998
IEEE
103views Hardware» more  ISSS 1998»
10 years 3 months ago
False Path Analysis Based on a Hierarchical Control Representation
False path analysis is an activity with applications in a variety of computer science and engineering domains like for instance high-level synthesis, worst case execution time est...
Apostolos A. Kountouris, Christophe Wolinski
ISSS
1998
IEEE
107views Hardware» more  ISSS 1998»
10 years 3 months ago
Integrating Communication Protocol Selection with Partitioning in Hardware/Software Codesign
This paper presents a codesign approach which incorporates communication protocol selection as a design parameter within hardware/software partitioning. The presented approach tak...
Peter Voigt Knudsen, Jan Madsen
ISSS
1998
IEEE
104views Hardware» more  ISSS 1998»
10 years 3 months ago
Synchronization Detection for Multi-Process Hierarchical Synthesis
Complex system specifications are often hierarchically composed of several subsystems. Each subsystem contains one or more processes. In order to provide optimization across diffe...
Oliver Bringmann, Wolfgang Rosenstiel, Dirk Reicha...
ISSS
1998
IEEE
219views Hardware» more  ISSS 1998»
10 years 3 months ago
Issues in Embedded DRAM Development and Applications
After being niche markets for several years, application markets for one-chip integration of large DRAMs and logic circuits are growing very rapidly as the transition to 0.25
Doris Keitel-Schulz, Norbert Wehn
books