DATE
2003
IEEE
13 years 9 months ago
2003
IEEE
In this paper, we propose an optimized real-time MPEG-2 video decoder. The decoder has been implemented in one FPGA device as a HW/SW partitioned system. We made time/power-consum...