Sciweavers

VLSID
1995
IEEE
97views VLSI» more  VLSID 1995»
14 years 28 days ago
Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability
In this paper, we present methods for synthesizing multi-level asynchronous circuits to be both hazard-free
Steven M. Nowick, Niraj K. Jha, Fu-Chiung Cheng