Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
CSREAESA
2006
11 years 8 months ago
An Efficient Design of High Speed Network Security Platform using Network Processor
: The explosive growth of internet traffic and the increasing complexity of the functions performed by network nodes have given rise to a new breed of programmable micro-processors...
Yong-Sung Jeon, Sang-Woo Lee, Ki-Young Kim
ANCS
2008
ACM
11 years 8 months ago
Towards effective network algorithms on multi-core network processors
To build high-performance network devices with holistic security protection, a large number of algorithms have been proposed. However, multi-core implementation of the existing al...
Yaxuan Qi, Zongwei Zhou, Baohua Yang, Fei He, Yibo...
CASES
2004
ACM
11 years 10 months ago
Automatic data partitioning for the agere payload plus network processor
With the ever-increasing pervasiveness of the Internet and its stringent performance requirements, network system designers have begun utilizing specialized chips to increase the ...
Steve Carr, Philip H. Sweany
ANCS
2007
ACM
11 years 10 months ago
Frame shared memory: line-rate networking on commodity hardware
Network processors provide an economical programmable platform to handle the high throughput and frame rates of modern and next-generation communication systems. However, these pl...
John Giacomoni, John K. Bennett, Antonio Carzaniga...
EMSOFT
2003
Springer
11 years 11 months ago
HOKES/POKES: Light-Weight Resource Sharing
Abstract. In this paper, we explain mechanisms for providing embedded network processors and other low-level programming environments with light-weight support for safe resource sh...
Herbert Bos, Bart Samwel
LCN
2003
IEEE
11 years 11 months ago
Implementation of Resilient Packet Ring Nodes Using Network Processors
Network processors offer a new flexibility for network applications and reduce the time to market for data processing systems. In this paper, we describe the changed development p...
Andreas Kirstädter, Axel Hof, Walter Meyer, E...
DSD
2003
IEEE
106views Hardware» more  DSD 2003»
11 years 11 months ago
Analytical Bounds on the Threads in IXP1200 Network Processor
Increasing link speeds have placed enormous burden on the processing requirements and the processors are expected to carry out a variety of tasks. Network Processors (NP) [1] [2] ...
S. T. G. S. Ramakrishna, H. S. Jamadagni
DATE
2003
IEEE
108views Hardware» more  DATE 2003»
11 years 11 months ago
Comparing Analytical Modeling with Simulation for Network Processors: A Case Study
Programming network processors remains an art due to the variety of different network processor architectures and due to little support to reason and explore implementations on su...
Matthias Gries, Chidamber Kulkarni, Christian Saue...
ICT
2004
Springer
131views Communications» more  ICT 2004»
11 years 12 months ago
Fairness and Protection Behavior of Resilient Packet Ring Nodes Using Network Processors
The Resilient Packet Ring IEEE 802.17 is an evolving standard for the construction of Local and Metropolitan Area Networks. The RPR protocol scales to the demands of future packet ...
Andreas Kirstädter, Axel Hof, Walter Meyer, E...
HIPEAC
2005
Springer
12 years 1 days ago
Exploiting a Computation Reuse Cache to Reduce Energy in Network Processors
Abstract. High end routers are targeted at providing worst case throughput guarantees over latency. Caches on the other hand are meant to help latency not throughput in a tradition...
Bengu Li, Ganesh Venkatesh, Brad Calder, Rajiv Gup...
books