Sciweavers

ARVLSI
1997
IEEE
104views VLSI» more  ARVLSI 1997»
13 years 8 months ago
A High-Speed Asynchronous Decompression Circuit for Embedded Processors
This paper describes the architecture and implementation of a high-speed decompression engine for embedded processors. The engine is targeted to processors where embedded programs...
Martin Benes, Andrew Wolfe, Steven M. Nowick