pass transistor | Sciweavers

FPGA
1999
ACM

155views FPGA» more FPGA 1999»

FPGA Routing Architecture: Segmentation and Buffering to Optimize Speed and Density

13 years 9 months ago

In this work we investigate the routing architecture of FPGAs, focusing primarily on determining the best distribution of routing segment lengths and the best mix of pass transist...

Vaughn Betz, Jonathan Rose

claim paper

Read More »

click to vote

FPGA
2001
ACM

123views FPGA» more FPGA 2001»

Mixing buffers and pass transistors in FPGA routing architectures

13 years 9 months ago

Download www.eecg.toronto.edu

The routing architecture of an FPGA consists of the length of the wires, the type of switch used to connect wires (buffered, unbuffered, fast or slow) and the topology of the inte...

Mike Sheng, Jonathan Rose

claim paper

Read More »

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers