Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
PC
2010
111views Management» more  PC 2010»
11 years 5 months ago
Reducing complexity in tree-like computer interconnection networks
The fat-tree is one of the topologies most widely used to build high-performance parallel computers. However, they are expensive and difficult to build. In this paper we propose t...
Javier Navaridas, José Miguel-Alonso, Franc...
JSAC
2007
114views more  JSAC 2007»
11 years 6 months ago
Dynamic path-protected service provisioning in optical transport networks with a limited number of add/drop ports and transmitte
Abstract— We consider path-based survivable service provisioning in transparent optical networks with the constraints of wavelength continuity and a limited number of add/drop po...
Gangxiang Shen, Wayne D. Grover
TC
2008
11 years 6 months ago
The Algebra of Connectors - Structuring Interaction in BIP
We provide an algebraic formalization of connectors in the BIP component framework. A connector relates a set of typed ports. Types are used to describe different modes of synchron...
Simon Bliudze, Joseph Sifakis
JDCTA
2008
122views more  JDCTA 2008»
11 years 6 months ago
An Analysis Present Condition of Information Systems in Turkish Ports and Direction of Improvement
The international business environment of port logistics has changed drastically in the last few decades. The increase in international trade, advent of ultra-large vessels, chang...
Hyung Rim Choi, Yavuz Keceli, Min Je Cho
CORR
2010
Springer
104views Education» more  CORR 2010»
11 years 6 months ago
An Optimal Lower Bound for Buffer Management in Multi-Queue Switches
In the online packet buffering problem (also known as the unweighted FIFO variant of buffer management), we focus on a single network packet switching device with several input po...
Marcin Bienkowski
IPPS
2000
IEEE
11 years 11 months ago
Register Assignment for Software Pipelining with Partitioned Register Banks
Many techniques for increasing the amount of instruction-level parallelism (ILP) put increased pressure on the registers inside a CPU. These techniques allow for more operations t...
Jason Hiser, Steve Carr, Philip H. Sweany, Steven ...
books