Sciweavers

APCCAS
2002
IEEE
100views Hardware» more  APCCAS 2002»
13 years 10 months ago
On three-dimensional layout of pyramid networks
The pyramid networks are well-known as suitable structures for parallel computations such as image processing. This paper shows a practical 3D VLSI layout of the N-vertex pyramid ...
T. Yamada, N. Fujii, S. Ueno