GLVLSI
2002
IEEE
13 years 9 months ago
2002
IEEE
A compact delay model for series connected MOSFETs has been derived. This model enables accurate prediction of worst-case delay of different logic families such as dynamic logic. ...