Sciweavers

IPCV
2007
13 years 6 months ago
Use of Paraplanar Constraint for Parallel Inspection of Wafer Bump Heights
- The shrunk dimension of electronic devices leads to more stringent requirement on process control and quality assurance of their fabrication. For instance, direct die-to-die bond...
Mei Dong, Ronald Chung, Edmund Y. Lam, Kenneth S. ...