Sciweavers

DELTA
2006
IEEE
13 years 10 months ago
Some Common Aspects of Design Validation, Debug and Diagnosis
— Design, Verification and Test of integrated circuits with millions of gates put strong requirements on design time, test volume, test application time, test speed and diagnost...
Talal Arnaout, Gunter Bartsch, Hans-Joachim Wunder...
ICCAD
2004
IEEE
101views Hardware» more  ICCAD 2004»
14 years 1 months ago
Frugal linear network-based test decompression for drastic test cost reductions
— In this paper we investigate an effective approach to construct a linear decompression network in the multiple scan chain architecture. A minimal pin architecture, complemented...
Wenjing Rao, Alex Orailoglu, G. Su