Sciweavers

ASPDAC
2005
ACM
92views Hardware» more  ASPDAC 2005»
13 years 5 months ago
Sleep transistor sizing using timing criticality and temporal currents
— Power gating is a circuit technique that enables high performance and low power operation. One of the challenges in power gating is sizing the sleep transistor which is used to...
Anand Ramalingam, Bin Zhang, Anirudh Devgan, David...