Sciweavers

ICCAD
1994
IEEE
95views Hardware» more  ICCAD 1994»
13 years 8 months ago
Provably correct high-level timing analysis without path sensitization
- This paper addresses the problem of true delay estimation during high level design. The existing delay estimation techniques either estimate the topological delay of the circuit ...
Subhrajit Bhattacharya, Sujit Dey, Franc Brglez