Sciweavers

Share
warning: Creating default object from empty value in /var/www/modules/taxonomy/taxonomy.module on line 1416.
TVLSI
2002
130views more  TVLSI 2002»
11 years 5 months ago
Incremental compilation for parallel logic verification systems
Although simulation remains an important part of application-specific integrated circuit (ASIC) validation, hardware-assisted parallel verification is becoming a larger part of the...
R. Tessier, S. Jana
TVLSI
2002
119views more  TVLSI 2002»
11 years 5 months ago
Inductive properties of high-performance power distribution grids
Abstract--The design of high integrity, area efficient power distribution grids has become of practical importance as the portion of on-chip interconnect resources dedicated to pow...
Andrey V. Mezhiba, Eby G. Friedman
TVLSI
2002
97views more  TVLSI 2002»
11 years 5 months ago
Techniques for energy-efficient communication pipeline design
The performance of many modern computer and communication systems is dictated by the latency of communication pipelines. At the same time, power/energy consumption is often another...
Gang Qu, Miodrag Potkonjak
TVLSI
2002
84views more  TVLSI 2002»
11 years 5 months ago
Application of instruction analysis/scheduling techniques to resource allocation of superscalar processors
This paper presents the development of instruction analysis/scheduling CAD techniques to measure the distribution of functional unit usage and the micro operation level parallelis...
Ing-Jer Huang, Ping-Huei Xie
TVLSI
2002
104views more  TVLSI 2002»
11 years 5 months ago
A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops
This paper compares four previously published static dual-edge-triggered flip-flops (DETFFs) with a proposed design for their performance, power dissipation, and low-voltage low-po...
Wai Chung, Timothy Lo, Manoj Sachdev
TVLSI
2002
118views more  TVLSI 2002»
11 years 5 months ago
A microcoded elliptic curve processor using FPGA technology
The implementation of a microcoded elliptic curve processor using field-programmable gate array technology is described. This processor implements optimal normal basis field operat...
Philip Heng Wai Leong, Ivan K. H. Leung
TVLSI
2002
94views more  TVLSI 2002»
11 years 5 months ago
A network flow approach to memory bandwidth utilization in embedded DSP core processors
This paper presents a network flow approach to solving the register binding and allocation problem for multiword memory access DSP processors. In recently announced DSP processors,...
Catherine H. Gebotys
TVLSI
2002
79views more  TVLSI 2002»
11 years 5 months ago
Electrical and optical clock distribution networks for gigascale microprocessors
A summary of electrical and optical approaches to clock distribution within high-performance microprocessors is presented. System-level properties of intrachip electrical clock dis...
A. V. Mule, Elias N. Glytsis, Thomas K. Gaylord, J...
TVLSI
2002
366views more  TVLSI 2002»
11 years 5 months ago
Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits
Gate diffusion input (GDI)--a new technique of low-power digital combinatorial circuit design--is described. This technique allows reducing power consumption, propagation delay, an...
Arkadiy Morgenshtein, Alexander Fish, Israel A. Wa...
books