Sciweavers

TVLSI
2011
343views more  TVLSI 2011»
12 years 11 months ago
A Digitally-Calibrated Phase-Locked Loop With Supply Sensitivity Suppression
—A digitally-calibrated technique to suppress the supply voltage sensitivity of a phase-locked loop (PLL) is presented. The voltage-controlled ring oscillator with an additional ...
Shih-Yuan Kao, Shen-Iuan Liu
ISVLSI
2007
IEEE
185views VLSI» more  ISVLSI 2007»
13 years 10 months ago
A High Swing Low Power CMOS Differential Voltage-Controlled Ring Oscillator
This paper presents a two-stage CMOS differential voltage-controlled ring oscillator (VCO). The VCO is intended to operate as a frequency synthesizer in a PLL to generate local os...
Luciano Severino de Paula, Eric E. Fabris, Sergio ...