A CAD Framework for Co-Design and Analysis of CMOS-SET Hybrid Integrated Circuits