A case for fault tolerance and performance enhancement using chip multi-processors