A case for integrated processor-cache partitioning in chip multiprocessors