A CMOS Clock and Data Recovery Circuit with a Half-Rate Three-State Phase Detector