A flexible design flow for software IP binding in commodity FPGA