A new approach to simultaneous buffer insertion and wire sizing