A novel dimension reduction technique for the capacitance extraction of 3D VLSI interconnects