Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors