An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems