Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT