Architectural support for shadow memory in multiprocessors