Architecture-level synthesis for automatic interconnect pipelining