Architecture of a VLSI cellular processor array for synchronous/asynchronous image processing