Consequences of port restrictions on testing two-port memories