Device and technology optimizations for low power design in deep sub-micron regime