Device-level placement for analog layout: an opportunity for non-slicing topological representations