Dynamic, multi-core cache coherence architecture for power-sensitive mobile processors