Dynamic power minimization during combinational circuit testing as a traveling salesman problem