Energy/area/delay trade-offs in the physical design of on-chip segmented bus architecture