Hardware implementation of a high speed self-synchronizing cipher mode