High-level synthesis of distributed logic-memory architectures