How to Speed-Up Fault-Tolerant Clock Generation in VLSI Systems-on-Chip via Pipelining