Hybrid resistor/FET-logic demultiplexer architecture design for hybrid CMOS/nanodevice circuits